Framework for Latch-based High-level Synthesis Using Minimum-delay Compensation
نویسندگان
چکیده
منابع مشابه
A Graph-based Framework for High-level Test Synthesis
Improving testability during the early stages of High-level synthesis has several advantages including reduced test hardware overhead and design iterations. Recently, BIST techniques have changed their way from traditional DFT to modern SFT approach. In this paper, we present a novel flexible register allocation method for digital circuits, which is based on considering testability parameters a...
متن کاملA Formal Framework for High Level Synthesis
In this paper, we propose a new approach to formal synthesis which focuses on the generation of verification-friendly circuits. Starting from a high-level implementation description, which may result from the application of usual scheduling and allocation algorithms, hardware is automatically synthesized. The target architecture is based on handshake processes, modules which communicate by a si...
متن کاملHigh-Level Synthesis for Minimum-Area Low-Power Clock Gating
Clock gating is one of useful techniques to reduce the dynamic power consumption of synchronous sequential circuits. To reduce the power consumption of clock tree, previous work has shown that clock control logic should be synthesized in the high-level synthesis stage. However, previous work may suffer from a large circuit area overhead on the clock control logic. In this paper, we present an I...
متن کاملInterconnect Delay Estimation Models for Logic and High Level Synthesis
In this paper, we develop a set of delay estimation models with consideration of various interconnect optimization techniques, including optimal wire-sizing (OWS), simultaneous driver and wire sizing (SDWS), and simultaneous buuer insertion/sizing and wire sizing (BISWS). These models have been tested on a wide range of parameters and shown to have about 90% accuracy on average compared with ru...
متن کاملNESCIO: An Interactive High Level Synthesis Framework
The development and use of a high level synthesis system can be made more convenient when intermediate data can be investigated graphically. Using this graphical representation the designer/user can easily influence the design process or is able to ’tune’ his tools. Mostly a high level synthesis system and a graphical framework are two separate platforms. This article describes how both platfor...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IPSJ Transactions on System LSI Design Methodology
سال: 2011
ISSN: 1882-6687
DOI: 10.2197/ipsjtsldm.4.232